order to achieve a proper efficiency, one of the difficulties of this approach is the output combiner block which causes a voltage drop between the input and output signals, resulting high power losses [22] . Furthermore, the band separation technique presented in [23] depends on the employed modulation and needs a complicated control system which results in more power losses and degraded efficiency. Double-frequency (DF) buck converter, shown in Figure 2 , has been proposed for high voltage and high power applications [24] . This paper proposes the use of DF buck converter structure to obtain favorable tradeoffs in terms of efficiency, switching ripple, bandwidth, and tracking capability for on-chip integrated power supply of RFPAs when it is compared with the counterparts standard synchronous and three-level buck converters [25] . This structure is also suitable for energy harvesting applications because of the mentioned tradeoffs. The rest of the paper is organized as follows: Section 2 describes a brief review of the DF buck converter operation. Efficiency, output ripple, switching frequency, and element sizes tradeoffs in the DF buck are discussed in section 3, in comparison to the standard and three-level buck converters. Results, including the transient response comparison of different buck converters, and conclusion are in sections 4 and 5, respectively.
BRIEF REVIEW OF DF BUCK CONVERTER OPERATION
In standard and three-level (3-L) buck converters shown in Figure 3 , the average currents flowing through the switches are as below:
where D is the duty cycle of the switching control signals. In order to enhance the steady-state and transient responses of the buck converter, the switching frequency should be increased, which increases the switching losses and degrades the efficiency, dramatically.
In the DF buck converter, a controlled current source is added in parallel with the load to overcome this problem. The power stage of the DF buck converter is shown in Figure 2 . It consists of two buck cells working at different frequencies; a high frequency buck (M 1 , M 2 , and L) to enhance the dynamic performance, and a low frequency buck (M 1a , M 2a , and L a ) to improve the efficiency of the converter. In our approach, MOSFET transistors are used for all four switches including the synchronous rectifiers (M 2 and M 2a ) in order to enhance the efficiency of the converter in low voltage operation. The average currents flowing through the high frequency switches of the DF buck are as below: The currents through the high frequency switches are diverted through the low frequency ones, and as it is obvious from (2), the power losses of high frequency switches are lower than those in the standard and three-level buck converters. By choosing a proper ratio for the high and low frequencies of control signals, the low frequency inductor current (I La ) follows the high frequency one (I L ) and, hence, the currents through the high frequency switches are nearly zero. Thus, the converter can operate at very high frequency without degrading the efficiency, while its transient, and steady-state behavior will be improved.
PERFORMANCE TRADEOFFS IN DF BUCK CONVERTER
In this section, the expressions for the efficiency, output current and voltage ripples, and output filter sizes are presented for the DF buck converter in comparison with the standard and threelevel ones.
Efficiency
In order to analyze the efficiency of different buck converters, first, their power losses must be calculated. Because switching losses usually dominate the total loss, losses from the output capacitor and inductor are ignored here. Therefore, the conduction and switching losses are considered which form the total power loss of the buck converter. Additionally, a same turn-on (t on ) and turn-off (t off ) times are assumed for all switches.
In the standard buck converter, the conduction and switching losses are as below [26] :
where P scon and P ss are the conduction and switching losses of the main switch (M 1 ), and P dcon and P sd are the equivalent losses of the synchronous rectifier (M 2 ). V on and V f are the conduction voltages of M 1 and M 2 , respectively, and f s is the switching frequency. If a proper design reduces the conduction voltage of switches, the conduction losses can be neglected. Thus, the total switching losses of the standard buck converter, P s,std , is equal to: In the DF buck converter, the average currents flowing through the high frequency and low frequency inductors are approximately 0.5I La and (I L À 0.5I La ), respectively [24] . Hence, on the one hand, the losses of the high frequency cell are as below:
where P scon,H and P ss,H are the conduction and switching losses of the main switch (M 1 ), and P dcon,H and P sd,H are the equivalent losses of the synchronous rectifier (M 2 ). In the same way, the losses of the low frequency cell are:
where P scon,L and P ss,L are the conduction and switching losses of the main switch (M 1a ), and P dcon,L and P sd,L are the equivalent losses of the synchronous rectifier (M 2a ). f H and f L are the switching frequencies of high and low frequency buck cells, respectively. The total conduction loss of the DF buck, which equals sum of the conduction losses of the high and low frequency cells, is approximately the same as the standard buck. Additionally, because I La is small in comparison with the inductor average current, the switching loss of the high frequency cell can be neglected and the total switching losses of the DF buck, P s,DF , is equal to:
As it is obvious from (4) and (7), the efficiency of the DF buck is much better than the standard buck because of its lower frequency, which is because of the diverting the current to the low frequency cell.
On the other hand, the conduction and switching losses of the three-level buck converter are as below:
where V C is the flying capacitor voltage which equals V in /2. The total conduction losses of the threelevel buck are twice the standard and DF buck converters. Additionally, the total switching losses of the three-level buck, P s,3-L , is as below:
At the same output ripple, if we neglect the effect of conduction losses, the switching loss of the DF buck will be lower than that of the three-level one by choosing f L < 1/2 f s . Therefore, the efficiency of the DF buck depends on the low frequency buck cell. As a consequence, by lowering it, higher efficiency can be obtained rather than three-level buck.
Ripple comparison
The high frequency inductor current ripple and the output voltage ripple for the DF buck converter are as below:
The maximum ripples occur at the duty cycle equal to 0.5, and their values are given by:
The low frequency inductor current ripple of the DF buck is as follows:
As it can be seen, the output voltage and high frequency inductor current ripples of the DF buck depend on f H (the high frequency cell) while its efficiency depends on f L .
For the standard buck converter, the ripples can be derived like (10) and (11) by substituting f s instead of f H . Because of the fact that, increasing the switching frequency of the high frequency cell does not affect the efficiency of DF, so the DF buck can have fewer ripples in comparison to the standard buck at the same efficiency.
On the other hand, for the three-level buck, the ripples are equal to [12] :
The maximum ripples occur at duty cycles equal to 0.25 and 0.75 as below:
In order to have a ripple comparison between different buck converters, the ripples of the DF buck in (11) are rewritten based on the frequency ratio of high and low frequency cells, M, (f H = M f L ), as follows:
(15) Figure 4 shows the normalized output voltage and current ripples versus different duty cycles of the aforementioned buck converters for the same inductance and capacitance and for f s,std = f L = 0.5f s,3-L . Notice that the latter assumption is considered for comparing the output ripple of the buck converters with the same efficiency for all types. As it can be seen, the output voltage and current ripples of the DF buck are less than the standard buck for M ≥ 2, and for M equal to or more than 6 and 8, the DF output voltage and current ripples are less than the three-level buck, respectively. Notice that f L can be reduced to less than half of the switching frequency of the standard and threelevel buck converters to enhance the efficiency, and simultaneously, M can be increased to achieve less output ripples in comparison to the mentioned converters. Indeed, having two degrees of freedom in designing the DF buck helps to obtain high efficiency and low output ripples, simultaneously.
Bandwidth
For a more fair comparison, open-loop bandwidths of standard, three-level, and dual-frequency buck converters are calculated and compared in this section. Because the output filter (L and C) of converters mentioned above are equal, so by replacing f c ¼ 1=2π ffiffiffiffiffiffi LC p into the maximum voltage ripple equations of the three converters considered here, the following relations can be derived: By assuming the same efficiency (that is, f s,std = f L = 0.5f s,3-L ) and same voltage ripples, the open-loop bandwidth (f C ) of these three converters can be obtained as below:
As a result, for M equal to or greater than 2 and 6, the open-loop bandwidth of DF buck is more than that of standard and three-level buck converters, respectively. Moreover, because it is possible to increase the high frequency of the DF buck without degrading the efficiency, the filter element sizes can be reduced significantly, and hence the open-loop bandwidth of the DF can be increased. MOS transistors with aspect ratios of 50 μm/0.35 μm, 4 fingers, and 25 multipliers. The filter elements of the converters are set to L = 70 μH and C = 1 μF while the load is R = 10 Ω. L a is set to 1 mH. It is important to note that in order to have an appropriate operation of the low buck cell, the value of the low frequency buck cell inductor, L a , must be approximately, 10 times greater than that of the high frequency buck cell in the DF buck. The switching frequency of the three-level buck is f s = 200 kHz and that of the standard and the low frequency cell of the DF buck converters is equal to the half of the f s (for the same efficiency conditions), and M = 10. The output voltage transient responses of the converters for load step-up and down are shown in Figure 5 . As it is obvious, the DF buck has the best transient response with lower overshoot and undershoot. The transient ripples for standard, three-level, and DF buck converters are 390, 310, and 260 mV, respectively. The steady-state output voltage and current ripples of the converters are shown in Figure 6 . The voltage ripples of the DF, three-level, and standard buck converters are 1, 4, and 25 mV, respectively. Also the output current ripples are 8, 12, and 42 mA, respectively for the aforementioned converters. Therefore, for the same efficiency conditions, the DF buck has lower output ripple rather than others meaning that the DF buck has the best performance from this point of view.
The ripple rejection ratio of the regulators, which is measured as power supply ripple (PSR), is the criterion of rejecting the input voltage ripple at the output. Generally, this parameter shows the gain from the supply voltage (V in in Figures 2 and 3) to the output as follows:
Obviously, the lower PSR is desirable. In order to measure this parameter for the aforementioned converters by considering the same efficiency and filter element sizes, a sinusoidal voltage with amplitude of 200 mV and frequency of f m = 10 KHz is added to the 2.5-V DC input voltage, and Figure 7 shows the output ripples for different buck converters. It is obvious that the DF buck converter has the best response with 80-mV output ripple corresponding to À7.96 dB ripple rejection. The output ripple for three-level and standard buck converters is 90 and 180 mV, respectively, which is equivalent to a ripple rejection of À6.94 and À0.91 dB.
The efficiency comparison of the converters for different output power levels by considering the same output voltage ripples and filter element sizes for all converters (f s,std = 100 kHz, f L,DF = 10 kHz, and f s,3-L = 36 kHz) and M = 10 for DF buck is illustrated in Figure 8 . As it is obvious, the efficiency of the DF buck is higher than that of the standard one because of its lower frequency of the low frequency buck cell. Additionally, the DF efficiency is a bit higher than that of the three-level buck which is because of its lower conduction losses and a bit lower switching frequency of the low frequency cell. Therefore, for the same output voltage ripples and filter elements, the efficiency of the DF buck is higher than that of others leading to a perfect performance of the DF buck converter.
In the case that f L,DF is set to the half of f s,3-L , the switching losses of both converters are the same, and the little difference is because of the amount of their conduction losses. Hence, we expect an approximately equal efficiency for both of them.
For EER applications, the basis of buck converter operation is as envelope tracking amplifier. Therefore, it is interested to compare the performance of different buck converters under timevarying modulation signals by applying time-varying PWM. The test bench of the DF buck converter used for evaluating the single and multi-frequency sinusoidal signal tracking capability is shown in Figure 9 . First, a sinusoidal waveform with f m = 7 kHz is applied as a modulation signal and the same efficiency condition, and filter element sizes are considered for all types of converters. Figure 10(a) illustrates the PWM signals and output voltages of different buck converters. As it is expected, in all cases, the output voltages vary from 0 to V in and can track the modulation signal, but with different ripples. In order to have a better ripple comparison, Figure 13 . The spectra of input and output signals of different buck converters with a multi-tone input signal as a candidate for non-constant envelope WCDMA.
Figure 10(b) shows the frequency spectra of output voltages for different buck converters with modulated PWM, and as it can be seen, the switching harmonics of the DF buck are significantly smaller, which is 16 dB lower than the three level and 40 dB lower than the standard buck converter. On the other hand, the DF buck is capable to support and track time-varying modulation sinusoidal waveforms with higher frequencies (f m ) rather than the two other buck converters. This aspect indicates a higher slew-rate for the DF buck. In fact, the low frequency buck cell of the DF buck converter tracks the low frequency part of the envelope (time-varying modulation) signal and the high frequency buck cell tracks the high frequency counterpart. In order to provide a comparison, sinusoidal signals with f m equals to the bandwidth or cut-off frequency of each converter (f C ) are applied to produce the corresponding PWM signals. Switching frequencies are chosen so that the same efficiency condition is obtained for all types of the buck converters (f s,std = 100 kHz, f L,DF = 100 kHz, f s,3-L = 200 kHz, and M = 10 for DF buck). The cut-off frequencies are chosen to have a same level of fundamental signal, second, and third harmonics at the spectrum of the output voltages (for more fair comparison). Thus, the higher the cut-off frequency is, the higher the slewrate is, for the same amplitude of output signals. The frequency spectra and the time domain of output voltages for the different buck converters are illustrated in Figure 11 , by choosing f C , and hence f m , equals 25 kHz, 50 kHz, and 150 kHz for the standard, three-level, and DF buck converters, respectively. As it is obvious, the fundamental, second, and third harmonics of the output voltages are the same. Furthermore, the DF buck can track a sinusoidal signal with higher frequency rather than the other converters.
In order to evaluate the non-constant envelope tracking capability of the aforementioned converters, two comparisons are performed. For this purpose, two multi-tone signals, one of them with 64 logarithmic distributed frequency components in the range of 100 Hz to 3.2 MHz (as a candidate for WCDMA) and another one with 77 logarithmic distributed frequency components in the range of 100 Hz to 20 MHz (as a candidate for LTE), are applied as time-varying modulation . It is noted that the relation between the input signal bandwidth, the cut-off frequency, and the switching frequency for a buck converter in EER applications is addressed in [27] . Figure 12 illustrates the time domain input and output signals for the first case. As it can be seen, the DF buck can track the input signal without any significant ripple, while the three-level buck has some ripple and that of the standard buck is significantly high. Additionally, the spectra of input and output signals of the converters for the first case, shown in Figure 13 , indicate that the standard and three-level buck converters suffer more from switching harmonics rather than the DF buck. On the other hand, the time domain signals for the second case with extra high bandwidth, shown in Figure 14 , indicate that the standard buck cannot track the input signal; the three-level one can track with significant ripples, while the DF operation is well. Furthermore, the spectra of input and output signals for the second case, depicted in Figure 15 , indicate less switching harmonics for the DF buck converter in comparison to the other converters. Figure 15 . The spectra of input and output signals of different buck converters with a multi-tone input signal as a candidate for non-constant envelope LTE.
CONCLUSION
Using the DF buck converter structure as a candidate topology for integrated power supply of RFPAs and EER applications is proposed in this paper. Diverting the high frequency current to the low frequency cell in the DF buck, will result in obtaining favorable tradeoffs in terms of efficiency, switching ripple, bandwidth, and envelope tracking capability. It is shown that having two degrees of freedom in designing the DF buck helps to obtain high efficiency and low output ripples, simultaneously. Performance analysis is done with regards to the mentioned indexes, and the results, validated in HSPICE in BSIM3V3 0.35-μm CMOS process, reveal the advantages of the aforementioned buck in comparison to the standard and three-level buck converters.
